Abstract-This paper presents results on fault simulation and response compaction on ISCAS 89 full scan sequential benchmark circuits using HOPE-a fault simulator developed for synchronous sequential circuits that employs parallel fault simulation with heuristics to reduce simulation time in the context of designing space-efficient support hardware for built-in self-testing of very large-scale integrated circuits. The techniques realized in this paper take advantage of the basic ideas of sequence characterization previously developed and utilized by the authors for response data compaction in the case of ISCAS 85 combinational benchmark circuits, using simulation programs ATALANTA, FSIM, and COMPACTEST, under conditions of both stochastic independence and dependence of single and double line errors in the selection of specific gates for merger of a pair of output bit streams from a circuit under test (CUT). These concepts are then applied to designing efficient space compression networks in the case of full scan sequential benchmark circuits using the fault simulator HOPE.
I. INTRODUCTION

W
ITH continued growth in semiconductor industries and development of extremely complex systems with higher levels of integration densities, the real urge to find better and more efficient methods of testing that ensure reliable operations of chips, a mainstay of today's many sophisticated digital systems, has become the single most pressing issue to design and test engineers. The very concept of testing has a broad applicability, and finding highly effective test techniques that guarantee correct system performance has been gaining importance [1] - [57] . Consider, for example, medical test and diagnostic instruments, airplane controllers, and other safety-critical systems that have to be tested before (off-line testing) and during use (on-line testing). Another application where failure can have severe economic consequences is real-time transactions processing. The testing process in all these circumstances must be fast and effective to make sure that such systems operate correctly. In general, the cost of testing integrated circuits (ICs) is rather prohibitive; it ranges from 35% to 55% of their total manufacturing cost [7] . Besides, testing a chip is also time consuming, taking up to about one-half of the total design cycle time [8] . The amount of time available for manufacturing, testing, and marketing a product, on the other hand, continues to decrease. Moreover, as a result of global competition, customers demand lower cost and better quality products. Therefore, in 0018 order to achieve this superior quality at lower cost, testing techniques need to be improved.
The conventional testing techniques of digital circuits require application of test patterns generated by a test pattern generator (TPG) to the circuit under test (CUT) and comparing the responses produced with known correct circuit responses. However, for large circuits, because of higher storage requirements for the fault-free responses, the test procedures become very expensive and hence alternative approaches are sought to minimize the amount of needed storage. Built-in self-testing (BIST) is a design methodology that provides the capability of solving many of the problems otherwise encountered in conventional testing of digital systems. It combines the concepts of TABLE I  FAULT COVERAGE FOR ISCAS 89 BENCHMARK CIRCUITS USING HOPE (COMPACTED INPUT TEST SETS) both built-in test (BIT) and self-test (ST) in one. In BIST, test generation, test application, and response verification are all accomplished through built-in hardware, which allows different parts of a chip to be tested in parallel, thereby reducing the required testing time, besides eliminating the need for external test equipment. As the cost of testing is becoming the major component of the manufacturing cost of a new product, BIST thus tends to reduce manufacturing, test, and maintenance costs through improved diagnosis.
Several companies such as Motorola, AT&T, IBM, AMD, and Intel have incorporated BIST in many of their products [10] , [12] , [19] - [21] . AT&T, for example, has incorporated BIST into more than 200 of their chips. The three large programmable logic arrays and microcode read-only memory (ROM) in the Intel 80 386 microprocessor were built-in self-tested [56] . The general-purpose microprocessor chip Alpha AXP21164 and Motorola microprocessor 68020 were also tested using BIST techniques [12] , [56] . More recently, Intel, for its Pentium Pro architecture microprocessor, with its unique requirements of meeting very high production goals, superior performance standards, and impeccable test quality, put strong emphasis on its design-for-test (DFT) direction [21] . A set of constraints, however, limits Intel's ability to tenaciously explore DFT and test generation techniques, i.e., full or partial scan or scan-based BIST [4] . AMD's K6 processor is a reduced instruction set computer (RISC) core named enhanced RISC86 microarchitecture [20] . K6 processor incorporates BIST into its DFT process. Each RAM array of K6 processor has its TABLE II   FAULT COVERAGE FOR ISCAS 89 BENCHMARK CIRCUITS USING HOPE (RANDOM TESTING; INITIAL RANDOM NUMBER GENERATOR SEED = 999) own BIST controller. BIST executes simultaneously on all of the arrays for a predefined number of clock cycles that ensures completion for the largest array. Hence, BIST execution time depends on the size of the largest array [4] . AMD uses commercial automatic test pattern generation tool to create scan test patterns for stuck-faults in their processor. The DFT framework for a 500-MHz IBM S/390 microprocessor utilizes a wide range of tests and techniques to ensure superb reliability of components within a system [4] . Register arrays are tested through the scan chain, while nonregister memories are tested with programmable RAM BIST. Hewlett-Packard's PA8500 is a 0.25-m superscalar processor that achieves fast but thorough test with its cache test hardware's ability to perform March tests, which is an effective way to detect several kinds of functional faults [19] . Digital's Alpha 21 164 processor combines both structured and adhoc DFT solutions, for which a combination of hardware and software BIST was adopted [4] . Sun Microsystems' UltraSparc processor incorporates several DFT constructs as well. The achievement of its quality performance coupled with reduced chip area conflicts with a design requirement that is easy to debug, test, and manufacture [4] .
BIST is also widely used to test embedded regular structures that exhibit a high degree of periodicity such as memory arrays (SRAMs, ROMs, FIFOs, and registers). These types of circuits do not require complex extra hardware for test generation and response compaction. Also, including BIST in these circuits can guarantee high fault coverage with zero aliasing. Unlike regular circuits, random-logic circuits cannot be adequately tested only with BIST techniques, since generating adequate on-chip test sets using simple hardware is a difficult task to be accomplished. Moreover, since test responses generated by random-logic circuits seldom exhibit regularity, it is extremely difficult to ensure zero aliasing compaction. Therefore, random-logic circuits are most usually tested using a combination of BIST, scan design techniques, and external test equipment.
A typical BIST environment, as shown in the block diagram representation of Fig. 1 , uses a test pattern generator (TPG) that sends its outputs to a circuit under test (CUT), and output streams from the CUT are fed into a test data analyzer. A fault is detected if the test sequence is different from the response of the fault-free circuit. The test data analyzer is comprised of a response compaction unit (RCU), storage for the fault-free responses of the CUT, and a comparator. In order to reduce the amount of data represented by the fault-free and faulty CUT responses, data compression is used to create signatures (short binary sequences) from the CUT and its corresponding fault-free circuit. Signatures are compared and faults are detected if a match does not occur. BIST techniques may be used during normal functional operating conditions of the unit under test (on-line testing), as well as when a system is not carrying out its normal functions (off-line testing). In the case where detecting real-time errors is not that important, systems, boards, and chips can be tested in off-line BIST mode. BIST techniques use pseudorandom, or pseudoexhaustive TPGs, or on-chip storing of reduced test sets. These days, testing logic circuits exhaustively is seldom used, since only a few test patterns are needed to ensure full fault coverage for single stuck-line faults [12] . Reduced pattern test sets can be generated using existing algorithms such as FAN and others. Built-in test generators can often generate such reduced test sets at low cost, making BIST techniques suitable for on-chip self-testing.
The primary concern of the current paper is the general response compaction process of built-in self-testing techniques that translates into a process of reducing the test response from the CUT to a signature. Instead of comparing bit-by-bit the fault-free responses to the observed outputs of the CUT as in conventional testing methods, the observed signature is compared to the correct one, thereby reducing the storage needed for the correct circuit responses. The response compaction in BIST is carried out through a space compaction unit followed by time compaction. In general, input sequences coming from a CUT are fed into a space compactor, providing output streams of bits such that ; most often, test responses are compressed into only one sequence ( ). Space compaction brings a solution to the problem of achieving high-quality built-in self-testing of complex chips without the necessity of monitoring a large number of internal test points, thereby reducing both testing time and area overhead by merging test sequences coming from these internal test points into a single stream of bits. This single bit stream of length is eventually fed into a time compactor, and finally a shorter sequence of length ( ) is obtained at the output. The extra logic representing the compaction circuit, however, must be as simple as possible, to be easily embedded within the CUT and should not introduce signal delays to affect either the test execution time or normal functionality of the circuit being tested. Moreover, the length of the signature must be as short as it can be in order to minimize the amount of memory needed to store the fault-free response signatures. Also, signatures derived from faulty output responses and their corresponding fault-free signatures should not be the same, which unfortunately is not always the case.
A fundamental problem with compaction techniques is error masking or aliasing [7] , [49] , [56] which occurs when the signatures from faulty output responses map into the fault-free signatures, usually calculated by identifying a good circuit, applying test patterns to it, and then having the compaction unit generate the fault-free references. Aliasing causes loss of information, which affects the test quality of BIST and reduces the fault coverage (the number of faults detected, after compaction, over the total number of faults injected). Several methods have been suggested in the literature for computing the aliasing probability. The exact computation of this aliasing probability is known to be an NP-hard problem [58] . In practice, high fault coverage, over 99%, is generally required, and thus, any space compression technique that maintains more percentage error coverage information is considered worthy of investigation.
This paper specifically deals with the general problem of designing space-efficient support hardware for BIST of full scan sequential circuits using fault simulation program HOPE [60] . HOPE is a fault simulator for synchronous sequential circuits developed at the Virginia Polytechnic Institute and State University and employs parallel fault simulation with several heuristics to reduce fault simulation time, besides providing many advantages over existing simulators. The compaction techniques used in this paper with simulator HOPE take advantage of certain inherent properties of the test responses of the CUT, together with the knowledge of their failure probabilities. A major objective to realize in space compaction is to provide methods that are simple, suitable for on-chip self-testing, require low area overhead, and have little adverse impact on the overall CUT performance. With that objective in perspective, compaction techniques were developed in the paper that take advantage of some well known concepts, i.e., those of Hamming distance, sequence weights, and derived sequences as utilized by the authors earlier in sequence characterization [46] , [49] , [57] , in conjunction with the probabilities of error occurrence for optimal mergeability of a pair of output bit streams from the CUT. The proposed techniques guarantee simple design and achieve a high measure of fault coverage for single stuck-line faults with low CPU simulation time and acceptable area overhead, as evident from extensive simulation runs on the ISCAS 89 full scan sequential benchmark circuits with simulator HOPE, under conditions of both stochastic independence and dependence of single and double line output errors. 
II. BRIEF OVERVIEW OF TEST COMPACTION TECHNIQUES
The choice of a compression technique is mainly influenced by hardware considerations and loss of effective fault coverage due to fault masking or aliasing. In this section, we first briefly review some of the important test compaction techniques in space for BIST that have been proposed in the literature. We describe these, concentrating only on some of their relevant properties like the area overhead, fault coverage, error masking probability, etc. There also exist a number of efficient time compaction schemes including ones counting, syndrome testing, transition counting, signature analysis, and others, which are also considered. Some of the common space compression techniques include the parity tree space compaction, hybrid space compression, dynamic space compression, quadratic functions compaction, programmable space compaction, and cumulative balance testing. The parity tree compactor circuits [36] , [39] , [46] , [49] , [50] are composed of only XOR gates. An XOR gate has very good signal-to-error propagation properties that are quite desirable for space compression. Functions realized by parity tree compactors are of the form .
The parity tree space compactor propagates all errors that appear on an odd number of its inputs. Thereby, errors that appear on an even number of parity tree circuit inputs are masked. As experimentally demonstrated, most single stuck-line faults are detected in parity tree space compaction using pseudorandom input test patterns and deterministic reduced test sets [49] , [57] .
The hybrid space compression (HSC) technique, originally proposed by Li and Robinson [38] , uses AND, OR, and XOR logic gates as output compaction tools to compress the multiple outputs of a CUT into a single line. The compaction tree is constructed based on the detectable error probability estimates . A modified version of the HSC method, called dynamic space compression (DSC), was subsequently proposed by Jone and Das [41] . Instead of assigning static values for the probabilities of single errors and double errors , the DSC method dynamically estimates those values based on the CUT structure during the computation process. The values of and are determined based on the number of single lines and shared lines connected to an output. A general theory to predict the performance of the space compression techniques was also developed. Experimental results show that the information loss, combined with syndrome counting as time compactor, is between 0% and 12.7%. DSC was later improved, in which some circuit-specific information was used to calculate the probabilities [42] . However, neither HSC nor DSC does provide an adequate measure of fault coverage because they both rely on estimates of error detection probabilities. Quadratic functions compaction (QFC) uses quadratic functions to construct the space compaction circuits, and has been shown to reduce aliasing errors [40] . In QFC, the observed output responses of the CUT are processed and compressed in a serial fashion based on a function of the type , where and are blocks of length , for . A new approach termed programmable space compaction (PSC) has recently been proposed for designing low-cost space compactors that provide high fault coverage [37] . In PSC, circuit-specific space compactors are designed to increase the likelihood of error propagation. However, PSC does not guarantee zero aliasing. A compaction circuit that minimizes aliasing and has the lowest cost can only be found by exhaustively enumerating all 2 -input Boolean functions, where represents the number of primary outputs of the CUT.
A new class of space compactors based on parity tree circuits was recently proposed by Chakrabarty and Hayes [56] .
The method is based on multiplexed parity trees (MPTs) and introduces zero aliasing. Multiplexed parity trees perform space compaction of test responses by combining the error propagation properties of multiplexers and parity trees through multiple time-steps. The authors show that the associated hardware overhead is moderate, and very high fault coverage is obtained for faults in the CUT, including even those in the compactor. Quite recently, a new space compaction approach for IP cores based on the use of orthogonal transmission functions was suggested in [47] , which provides zero aliasing for all errors with optimal compaction ratio. Other approaches were given in [52] and [53] that are supposed to reduce test time and test data volume and improve testability with high compaction ratios, and could be applicable to several industrial circuits.
We now briefly examine some time compaction methods like ones counting, syndrome testing, transition counting, signature analysis, and others. Ones counting [24] uses as its signature the number of ones in the binary circuit response stream. The hardware that represents the compaction unit consists of a simple counter, and is independent of the CUT; it only depends on the nature of the test response. Signature values do not depend on the order in which the input test patterns are applied to the CUT. In syndrome counting [27] , all the 2 input patterns are exhaustively applied to an -input combinational circuit. The syndrome , which is given by the normalized number of ones in the response stream, is defined as , with being the number of minterms of the function being implemented by the single-output CUT. Any switching function can be so realized that all its single stuck-line faults are syndrometestable. Transition counting [25] counts the number of times the output bit stream changes from one to zero and vice versa. In transition counting, the signature length is less than or equal to , with being the length of a response stream. The error masking probability takes high values when the signature value is close to 2 and low values when it is close to zero or . In Walsh spectral analysis [28] , [29] , switching functions are represented by their spectral coefficients that are compared to known correct coefficients values. In a sense, in this method, the truth table of the given switching function is basically verified. The process of collecting and comparing a subset of the complete set of Walsh functions is described as a mechanism for data compaction. The use of spectral coefficients promises higher percentage of error coverage, whereas the resulting higher area overhead for generating them is deemed as a disadvantage. In parity checking [31] , the response bit stream coming from a circuit under test reduces a multitude of output data to a signature of length 1 bit. The single bit signature has a value that equals the parity of the test response sequence. Parity checking detects all errors involving an odd number of bits, while faults that give rise to an even number of error bits are not detected. This method is relatively ineffective since a large number of possible response bit streams from a faulty circuit will result in the same parity as that of the correct bit stream. All single stuck-line faults in fanout-free circuits are detected by the parity check technique. These obvious shortcomings of parity checking are eliminated in methods devised based on single-output parity bit signature [31] and multiple-output parity bit signature [32] , [34] . Signature analysis is probably the most popular time compaction technique currently available [26] . It uses linear feedback shift registers (LFSRs) consisting of flip-flops and exclusive-OR (XOR) gates. The signature analysis technique is based on the concept of cyclic redundancy checking (CRC). LFSRs are used for generating pseudorandom input test patterns, and for response compaction as well. The nature of the generated sequence patterns is determined by the LFSR's characteristic polynomial as defined by its interconnection structure. A test-input sequence is fed into the signature analyzer, Signature analysis involves comparing the observed signature to a known fault-free signature . An error is detected if these two signatures differ. Suppose that is the correct response and is the faulty one, where is an error polynomial; it can be shown that aliasing occurs whenever is a multiple of . The masking probability in this case is estimated as 1/2 , where is the number of flip-flop stages in the LFSR. When is larger than 16, the aliasing probability is negligible. Many commercial applications have reported good success with LFSR-implemented signature analysis.
Different methods for computing and reducing the aliasing probability in signature analysis have been proposed, e.g., the signature analysis model proposed by Williams et al. [30] that uses Markov chains and derives an upper bound on the aliasing probability in terms of the test length and probability of an error's occurring at the output of the CUT. Another approach to the computation of aliasing probability is presented in [33] . An error pattern in signature analysis causes aliasing if and only if it is a codeword in the cyclic code generated by the LFSR's characteristic polynomial. Unlike other methods, the fault coverage in signature analysis may be improved without changing the test set. This can be done by playing with the length of the LFSR or by using a different characteristic polynomial . As demonstrated in [35] , for short test length, signature analysis detects all single-bit errors. However, there is no known theory that characterizes fault detection in signature analysis. Testing using two different compaction schemes in parallel has also been extensively investigated. The combination of signature analysis and transition counting has also been analyzed [49] , which shows that using simultaneously both techniques leads to a very small overlap in their error masking. As a result of using two different compaction schemes in parallel, the fault coverage is improved, while the fault signature size and hardware overhead are greatly increased.
III. DESIGNING COMPACTION TREES BASED ON SEQUENCE CHARACTERIZATION AND STOCHASTIC INDEPENDENCE AND DEPENDENCE OF LINE ERRORS
The principal idea in space compaction is to compress functional test outputs of the CUT possibly into one single test TABLE IX  FAULT COVERAGE FOR ISCAS 89 BENCHMARK CIRCUITS USING HOPE (COMPACTED INPUT TEST SETS) output line to derive the CUT signature without sacrificing too much information in the process. Generally, space compression has been accomplished using XOR gates in cascade or in a tree structure. We adopt a combination of both cascade and tree structures (cascade-tree) for our framework with AND (NAND), OR (NOR), and XOR (XNOR) operators. The logic function to be selected to build the compaction tree is determined solely by the characteristics of the sequences that are inputs to the gates based on some optimal mergeability criteria developed earlier by the authors [46] , [49] , [57] . The basic theme of the approaches proposed is to select appropriate logic gates to merge two candidate output lines of the CUT under conditions of stochastic independence and dependence of single and double line errors, using sequence characterization and other concepts introduced by the authors. However, the criteria of selecting a number of CUT output lines for optimal generalized sequence mergeability were also developed and utilized in the design of space compression networks, based on stochastic independence of multiple line errors, and also on stochastic dependence of multiple line errors using the concept of generalized detectable or missed error probability estimates [46] , [50] , [57] , with extensive simulations conducted with ATALANTA, FSIM, and COM PACTEST [59],
[61], [62]; however, optimal generalized sequence mergeability is not the concern of this paper, and as such is not discussed .
In the following the mathematical basis of the approaches is briefly given with the introduction of appropriate notations and terminologies.
A. Hamming Distance, Sequence Weights, and Derived Sequences
Let represent a pair of output sequences of a CUT of length each, where the length is the number of bit positions in and . Let represent the Hamming distance between and (the number of bit positions in which and differ).
Definition: The first-order one-weight, denoted by , of a sequence is the number of ones in the sequence. Similarly, the first-order zero-weight, denoted by , of a sequence is the number of zeroes in the sequence. Example: Consider an output sequence pair with and . The length of both output streams is eight (
). The Hamming distance between and is . The first-order output sequence streams of a CUT. Let and be two distinct output pairs and , and their corresponding derived sequence pairs, respectively, such that and . Both of the derived sequence pairs have the same length , but they are not identical.
However, in general, it is not expected that any two distinct pairs of sequences at the output of a CUT will be identical and hence the possibility of the corresponding derived pairs being identical is also remote.
We can extend the concept of one-weight and zero-weight to deal with sequences readily, but since the concepts are not used in this paper, their discussions are omitted.
B. Optimal Pairwise Mergeability and Gate Selection
In this section we will briefly summarize the key results concerning optimal pairwise mergeability of response data at the CUT output in the design of space compactors. These will be provided in the form of certain theorems without proofs under conditions of stochastic dependence of line errors, of which the details could be found in [49] and [57] . In the case of stochastic dependence of line errors at the CUT output, we can assign distinct probabilities of error occurrence in different lines. The gate selection was primarily based on optimal mergeability criteria established utilizing the properties of Hamming distance, sequence weights, and derived sequences, together with the concept of detectable error probability estimate [38] for a two-input logic function, under condition of stochastic dependence of single and double line errors at the output of a CUT.
C. Effects of Error Probabilities in Selection of Gates for Optimal Merger
Li and Robinson [38] defined the detectable error probability estimate for a two-input logic function given two input sequences of length as follows:
, where is the probability of single error effect felt at the output of the CUT; is the probability of double error effect felt at the output of the CUT; is the number of single line errors at the output of gate if gate is used for merger; and is the number of double line errors at the output of gate if gate is used for merger. 
IV. EXPERIMENTAL RESULTS
To demonstrate the feasibility of the proposed space compression schemes, independent simulations were conducted on various ISCAS 89 full scan sequential benchmark circuits using HOPE [60], a fault simulation program developed at the Virginia Polytechnic Institute and State University, to generate the fault-free output sequences needed to construct our space compactor circuits and to test the benchmark circuits using deterministic compacted input test sets, accompanied with random test sessions that generate pseudorandom test sets with different values of random number generator seeds.
For each circuit, we determined the number of injected faults, number of applied test vectors (after compaction), CPU simulation time, and fault coverage (without space compactors and with space compactors) by considering only the combinational part of the circuit (full scan version) or using the complete sequential circuit, assuming either stochastic independence of single and double line errors or different values of their failure probabilities (under condition of stochastic dependence of single and double line errors ), by running the program on SUN SPARC 5 workstation. The extensive simulation results are presented in the form of graphs and tables that follow. The CPU times needed for simulations of all the different ISCAS 89 full scan sequential benchmark circuits on SUN SPARC 5 workstation were in the range of 300 ms-23 457 s, though for some of the largest circuits, simulations could not be completed since memory, CPU time, and disk usage limits did not permit. The hardware overhead for the designed space compactors is not given in this paper, though for all the circuits, the overhead was well within acceptable limits.
Figs. 2 and 4 show fault coverage for all the benchmark circuits without compactors when stochastic independence of single and double line errors was assumed, using deterministic compacted input test sets and pseudorandom testing, respectively, whereas Figs. 3 and 5 show CPU simulation times for these circuits under identical conditions. The benchmark circuits were actually tested here as combinational circuits. On the other hand, Figs. 6 and 8 show fault coverage for all the benchmark circuits, using deterministic compacted input test sets and pseudorandom testing, respectively, for the probability values of single and double line errors ( , ) being equal to (0.66, 0.33), while Figs. 7 and 9 show their CPU simulation times under identical situations. Here the benchmark circuits were tested as sequential circuits. Tables I-VI show 
V. CONCLUDING REMARKS
The design of space-efficient BIST support hardware in the synthesis of digital integrated circuits is of great significance. This paper reports compression techniques of test data outputs for full scan digital sequential circuits that facilitate the design of these kinds of space-efficient support hardware. The proposed techniques use AND (NAND), OR (NOR), and XOR (XNOR) gates as appropriate to construct an output compaction tree that compresses the functional outputs of the CUT to a single line. The compaction tree is generated based on sequence characterization and utilizing the concepts of Hamming distance, sequence weights, and derived sequences. The logic functions selected to build the compaction tree are determined primarily by the characteristics of the sequences that are inputs to the logic gates. The optimal mergeability criteria were obtained on the assumption of stochastic independence as well as dependence of single and double line errors. In the case of stochastic dependence, output bit stream selection is based on calculating the detectable error probability estimates using an empirical formula developed by Li and Robinson [38] . It should be recalled that the effectiveness of the proposed approaches is critically dependent on the probabilities of error occurrence in different lines of the CUT, and this dependence may be affected by the circuit structure, partitioning, etc., e.g., by the number of inputs, outputs, internal lines, and types of gates the circuit is designed of and the way it is partitioned. In actual situations, the probability values for error occurrence in particular circuits have to be experimentally determined, that is, these are a posteriori probabilities rather than a priori probabilities. If the circuit structure changes, these probability values change, and evidently the corresponding compression networks that have to be designed based on pairwise optimal mergeability criteria change as well.
Another point should be considered here as well. Since the empirical formula used for computing the detectable error probability estimates in the gate selection process uses exact values of these a posteriori probabilities of error occurrence, unless the formula is modified, whenever only intervals on the probability values are given rather than their exact values, they cannot be used as such in the gate selection process, except only to provide two extremes of selections consistent with the probability intervals. From the analytical viewpoint, the major issue involves the computation of the detectable error probability estimates, which is rather simple in the present case because of two-line mergers, compared to that in the case of generalized mergeability, where the computation is really intensive. Since the major emphasis of the paper is in synthesizing compaction networks that provide improved fault coverage for fixed complexity, realizing a tradeoff between coverage and complexity (storage) than conventional techniques, the complexity issues were not addressed in depth. Also, zero aliasing compaction [45] , [48] was not emphasized in the present study, but rather an attempt was made simply to reinforce the connection between the input test sets and their lengths, in their reduction into recommended algorithms for the design of space-efficient compaction networks.
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